

SHEET INDEX

CONTENTS		SHEET NO.	SHEET ISSUE
SHEET INDEX SYMBOL RECORD OF CHANGES NOTES USED-ON TABLE SUPPORTING INFORMATION CURRENT DRAWING		1	2
CIRCUIT SCHEMATIC		2	2
COMPONENT LIST CIRCUIT DESCRIPTION		3	2

SYMBOL
BUFFER C
ELEMENT IDENT

TERM.	FUNC.	TEMP.	LOC.
CLITRO	I	015	2A3
ENOTO	I	104	2A0
LDITR1	I	004	2A6
LBAD0	I	106	2A7
SDITRO	I	002	2A0
SNZFT1	I	014	2A3
PMAS	I	217.517	2A9
LO00	Ø	017	269
LO01	Ø	115	269
PPED0	Ø	103	2N3
PEPE0	Ø	114	2I7
-17.20V	Ø	078.178	269

INF990	01	101	293
INF990	01	005	296
INF000	01	116	296
INF010	01	216	296
INF020	01	016	295
INF030	01	315	295
INF040	01	113	294
INF050	01	215	294
INF060	01	013	294
INF070	01	214	294
INF080	01	006	292
INF090	01	207	292
INF100	01	105	292
INF110	01	305	292
INF120	01	003	291
INF130	01	203	291
INF140	01	102	291
INF150	01	301	290
	0	000,119	290
	0	200,119	290
GRD	6	200,319	058

RECORD OF CHANGES

DWG ISS	PREV FURN	STD	MFR DISC	SEE NDTE

SYSTEM USED ON	DESIGN CONTROL
-------------------	-------------------

COMMON	IN
--------	----

CURRENT DRAIN: +5V SUPPLY = 325mA
-48V SUPPLY = 50mA

NOTES:

1. $\frac{1}{\infty}$ GROUND RETURN
2. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROFARADS
VALUES PRECEDED BY THE SYMBOL (+/PLUS)
OR -(MINUS) ARE IN VOLTS


3. BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS

[illegible]

- 4 BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+S	000.119
GRO	200.319

5. HORIZONTAL MOUNTING CENTERS AT 0.50 INCH.

6. INTEGRATED CIRCUIT LOCATION GUIDE:
(COMPONENT SIDE SHOWN)

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK12
CONNECTOR ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE. (ANY HIGHER SERIES IS ACCEPTABLE.)	
ACCEPTABLE SERIES	1

SHEET INDEX NOTES

1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
5. THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING.

UNMARKED COMPONENTS ARE FILTER CAPACITORS

NOTICE- NOT FOR USE OR DISCLOSURE OUTSIDE THE B
SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

1498

JK12 CIRCUIT PACK

BUFFER C CIRCUIT

BELL TELEPHONE LABORATORIES
INCORPORATED

②

CPS-JK12
3 SHEETS

69

RECEIVED BY THE U.S. G.O.

CPS-JK12




PART OF CPS JK12

BUFFER C

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM	IC1 41CA	IC2 41CA	IC3 41CA	IC4 41CA	IC5 41CF	IC6 410A	IC7 41CF	IC8 410A	IC9 41EF	IC10 41CF	IC11 41EF	
A	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	INP020	269	INP040	264	INP080	262	INP140	261	INP030	265	INP110	262
B	INP000	266	INP040	264	INP080	262	INP120	261	SP01	300	INP110	262
D	INP010	267	INP040	264	INP080	262	INP130	261	SP02	300	INP110	262
E	INP010	265	INP070	274	INP110	272	INP150	270	SP03	301	INP080	262
F									INP010	266	INP080	262
G									INP020	265	INP080	262
LOC CODE ELEM	IC12 41CF	IC13 41AE	IC14 41EF	IC15 41AE	IC16 41EF	IC18 410P	IC19 41CA	IC20 410P				
A	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC		
A	ITR0112	281	L00	269	INP010	264	SP01	280	SP01	280		
B			SP14	301	ITR01	268	SP02	280	SP02	280		
C					ITR01	268	SP03	280	SP03	280		
D					ITR01	268	SP04	280	SP04	280		
E					ITR01	268	SP05	280	SP05	280		
F					ITR01	268	SP06	280	SP06	280		
G					ITR01	268	SP07	280	SP07	280		



CAPACITOR

DESIGN	CODE
[A]C1-C4	601A,5
[V]C5-C23	65-19774 L5,0-1

DIODE

DESIG	CODE
[A]C1-C4	448B

RESISTOR

DESIG	CODE
R1	K5-14603 L6,481
[2]R2,R3	K5-20616 L14,392

CIRCUIT DESCRIPTION:

THIS CIRCUIT PACK IS PART OF THE BUFFER UNIT. IT CONTAINS A 16-BIT SHIFT REGISTER FOR PARALLEL-TO-SERIAL AND SERIAL-TO-PARALLEL CONVERSION. THE 8-BIT PARITY TREES ARE USED TO CHECK AND GENERATE PARITY. THE SERIAL INPUT/OUTPUT LEADS CONNECT TO THE OFF-LINE SERIAL BUFFER BN JK13. PARALLEL INPUTS AND OUTPUTS ARE CONNECTED TO THE BIDIRECTIONAL INFORMATION LEADS.

THE REGISTER IS NORMALLY IN THE PARALLEL LOAD MODE. THE MODE INPUT OF THE A1CPs ARE HELD HIGH BY THE SHIFT INPUT BEING LOW. THE LOAD IS HIGH WHENEVER THE BUFFER UNIT IS NOT IN THE LOAD STATE. IN THIS MODE, THE PARITY F/Fs, ITRP AND ITRP ARE HELD IN THE CLEARED STATE. THIS FORCES THE EVEN INPUTS OF THE PARITY TREES GND AND GND TO A LOW LEVEL AND THE ODD INPUTS TO A HIGH LEVEL. IN THIS PARITY GENERATION MODE, THE OUTPUTS OF THE PARITY TREES ARE HIGH FOR AN EVEN NUMBER OF ONE INPUTS AND ARE LOW FOR AN ODD NUMBER OF ONE INPUTS. THE TRUTH TABLE BELOW SHOWS THE OPERATION.

AN UNLOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE OFF-LINE BUFFER TO THE 3A CC. IN THE FOLLOWING SEQUENCE IS PERFORMED BN JK12.

THE SERIAL DATA FROM THE OFF-LINE BUFFER APPEARS IN S01TRP. LEAD SHIFT1 IS SET HIGH TO PLACE THE 16-BIT REGISTER INTO THE SERIAL SHIFT MODE. IN THIS MODE, THE PARITY F/Fs, ITRP AND ITRP ARE HELD IN THE CLEARED STATE. THIS FORCES THE EVEN INPUTS OF THE PARITY TREES GND AND GND TO A LOW LEVEL AND THE ODD INPUTS TO A HIGH LEVEL. IN THIS PARITY GENERATION MODE, THE OUTPUTS OF THE PARITY TREES ARE HIGH FOR AN EVEN NUMBER OF ONE INPUTS AND ARE LOW FOR AN ODD NUMBER OF ONE INPUTS. THE TRUTH TABLE BELOW SHOWS THE OPERATION.

CIRCUIT DESCRIPTION (CONT):

LOAD

A LOAD OPERATION IS DEFINED BY A 16-BIT DATA TRANSFER FROM THE CC TO THE OFF-LINE BUFFER. THE FOLLOWING SEQUENCE IS PERFORMED BN JK12. WHEN THE LOAD STATE IS SET, LEAD LOAD IS AT GROUND LEVEL REMOVING THE CLEAR INPUT FROM ITRP. ITRP AND L001 F/Fs. SIXTEEN BITS OF INFORMATION ARE LEADS. A BITS APPEAR IN PARALLEL BN THE INFORMATION ARE LEADS. A SINGLE HIGH LEVEL PULSE APPEARS ON LEAD L001. THE STATE OF THE INFORMATION LEADS IS Clocked INTO THE REGISTER AND THE PARITY F/Fs AT THE TRAILING EDGE OF THE PULSE. IN THE LOAD MODE, THE TWO PARITY TREES AND THE TWO PARITY F/Fs CHECK FOR PROPER PARITY OF THE JUST RECEIVED DATA WORD. AN ERROR CONDITION IS INDICATED UNLESS P00D OR P00D IS AT GROUND LEVEL. THE FOLLOWING TRUTH TABLE SHOWS THE CHECKING OPERATION.

Σ OF INPUTS	PARITY BITS	INPUT	ING-1	800
INPUTS	BITS	800	LEVEL	OUTPUT
EVEN	1	0	1	0 NO ERROR
800	0	1	0	0 NO ERROR
800	1	0	1	1 ERROR
ERROR	0	1	1	1 ERROR

IF AN ERROR CONDITION EXISTS, NO SERIAL SHIFTING INTO THE OFF-LINE BUFFER TAKES PLACE. IF NO ERROR CONDITION EXISTS LEAD S01TRP. SIXTEEN CLOCK PULSES ON LEAD L001 SHIFT THE 16-BIT WORD INTO THE OFF-LINE BUFFER VIA LEAD L001. F/F L001 IS Clocked IN THE LEADING EDGE OF L001 AND THE REGISTER IS SHIFTED IN THE TRAILING EDGE. THE L001 F/F KEEPS THE DATA STEADY OVER THE TRAILING EDGE OF THE OFF-LINE SHIFT PULSE BN JK13.

JK12 CIRCUIT PACK

SHELL TELEPHONE LABORATORIES
INCORPORATED

CPS-JK12
SHEET 3

65